System level optimization techniques for low power VLSI design
License: In Copyright
- People
- Time
- Owner Organization
Optimum design of subquarter-micrometer-gate CMOS/SOI circuits for high-speed and low-power operation
A study on modeling technique for power system transients analysis
A Study on Performance Optimization for Digital CMOS Circuits in Physical Design
Studies on low power technologies for battery-operated semiconductor random access memories
Development and optimization of a system for immobilization of aerobic microbial cells in micro gel beads
A new coupled shear and permeability test method for evaluating engineered barriers in low-level radioactive waste disposal facilities
Last Updated:
Uploaded: 2020-12-17